

<b>Notice of References Cited</b>	Application/Control No. 09/963,480	Applicant(s)/Patent Under Reexamination AWAKA ET AL.	
	Examiner Chat C. Do	Art Unit 2124	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-4,628,472	12-1986	Fensch, Thierry	708/627
	B	US-6,535,902	03-2003	Goto, Gensuke	708/629
	C	US-6,721,774	04-2004	Lee et al.	708/629
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Hansen et al., System and method to implement a matrix multiply unit of a broadband processor, June 12 2003, United States Patent Application Publication No.: US 2003/0110197 A1.
	V	Goto, Multiplier circuit for reducing the number of necessary elements without sacrificing high speed capability, August 23 2001, United States Patent Application Publication No.: US 2001/0016865 A1.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.